# LOW POWER PHASE LOCKED LOOP

Chandra Keerthi Pothina, Chella Santhosh, Ngangbam Phalguni Singh, M.Ravi Kumar and J Lakshmi Prasanna

Department of Electronics and Communication, Koneru Lakshmaiah Education Foundation, Guntur India

## 1. INTRODUCTION

A PLL is used in all SOC devices, it has a negative feedback loop that controls the phase of the output signal with the input signal along with phase error.
It mainly consists of four blocks called phase frequency detector, charge pump with low pass Filter, a voltage controlled oscillator and a frequency divider.

## 3. DESIGN IMPLEMENTATION



## 5. COMPARISON BETWEEN PROPOSED AND EXISITNG PLL DESIGN



## 2. METHODOLOGY

- A PLL is designed using 90 nm CMOS technology node with 1.8V supply voltage.
- PLL design has power consumption as low as 194.26µW with better transient analysis and DC analysis in an analog-to-digital environment.

CLISTEF CLI		+ -			• •	+		• •		- <u>-</u>							•						+ _				•						+ _					•				
CMOS INV WDD WDD WDD CMOS INV WDD											HIF	$\geq$																														
CLIANCO "grad Masse_nmos1v" NIC: Trinestv Trinestv					• •	-				L mill																																
CLIANCO "grad Masse_nmos1v" NIC: Trinestv Trinestv		• •			• •	•			10	1:10	Π.					• •	•						· _ ·			• •					• •			-								
CHOS INV VDD VDD VDD	CLKR	F	$\succ$						FIF		 đa		•		•	• •	•						•	• •		• •	• •	•				•										
B CHORE CHOS INV CHOS I										l"gp	i ja se	<u>i</u> nn	waiv	•																				-	•							
VIDD					• •			• Mini	os iv	T NN	• •												•											-	•							
VIDD										•													•											-	•							
VIDD		+ •				+				- m:1							•					ĊМ	<u>.</u>				•						+	-	•							
VIDD		•			•				ir?	<b>, 1</b> 1:18	n								Г				Ξ.												•							
NAND GATE	CLKVC	0	$\succ$						⊢	<b>.</b> 	 Ma		•			• •	•							$\sum_{i=1}^{n}$											ONE							
NANDOLT NANDOLT VD							-			l"gp	1.090	٤n	nas iv	•				•		<b>-</b>				$\langle \rangle$	1	5							4									
villan vide villan vide villan vide							•	- 60	ce tv	T NN	<u>.</u>										N	AND	GAT	īΕŸ	(	$\mathbb{Z}$		•				0	uns	IKR		5		• •		N	цġ	
A VDD VDD VDD VDD VDD							•		•		• •													-	1	1	UA N	Man	ri .	N	P .		M0-0				/ <mark>DL</mark>	T ·	•	<u> </u>	VI.	
VOD VOD VOD VDD VDD							•			T <sub>m:1</sub>			•	•	•	•	•			4				1	<u></u>	÷.,		لاندري			÷L:				ÝN							
VOD vi 120n gedi@900_pmoe1v <sup>T</sup> PM1 VDD							-			<mark>,</mark> k 1D	In							•				•	- /	Ζ.										•		•						
		+ •				+	-		┞╟╴	1 ye 17	10a						÷					vin	+				• •						+ ·	-	•			•				
										"gp	ikaa	Црп	ioe1v"									THE C	•											-	•							
								- <mark>P</mark> m	ce tv	T PK	•																															
······································								• •		<b>-</b>																																
								• <b>\</b>	DD +	$\bigcirc$																																

#### Fig 2. Schematic of Phase frequency

detector



transistors		
Voltage supply	1.8 V	1.8 V
<b>Operating frequency</b>	1 GHz	1 GhHz
Power consumption	4.2mW	194.24 μW
Technology Node	90nm	90nm

## 6. CONCLUSION

• From the analysis the proposed PLL design has 14% decrease in number of transistors with reduced area and

The proposed PLL design provides the best solution for many applications where a PLL is required due to its high performance but has to be accommodated in less area and low power consumption than state-of-the-art methods.



#### Fig 3. Charge pump with low pass filter



Fig 4. Schematic of voltage controlled oscillator

1000 times less power consumption. So, the proposed PLL can be used effectively used in low power digital electronic applications and compact devices.

### 7. References

• P. Patil and V. Ingale, "Design of a Low Power PLL in 90nm CMOS Technology," IEEE 5th in Conference International for Convergence in Technology, 2019. G. Bhargav, G. Prasad, S. Canchi and B. Chanikya, "Design and analysis of phase locked loop in 90nm CMOS," in 2016 Thirteenth International In Conference on Wireless and Optical Communications Networks (WOCN) (pp. 1-7). IEEE., 2016. S. A. K. A. U. &. X. Adesina, N. O., , "An Ultra-Low Power MOS2 Tunnel Field Effect Transistor PLL Design for IoT Applications.," in Electronics and Mechatronics Conference (IEMTRONICS) (pp. 1-6). IEEE, 2021.

#### Fig 1. Block diagram of PLL

Divider

 Low power consumption, low area has been achieved by optimising the design of individual components of the PLL circuit.



Fig 5. Schematic of frequency divider