



# Exploring the Impact of Key Design Parameters on Double-Gate TFET Performance for Low-Power Applications

Supervisor:  
Prof. S. K. Mahapatra, Prof. J. K. Das  
School of Electronics Engineering  
KIIT DU

Pallabi Pahari

School of Electronics Engineering, Kalinga Institute of Industrial Technology, Bhubaneswar 751024, Odisha


## Abstract

This work compares DG-TFET and DG-MOSFET performance while optimizing TFET structure by varying silicon body thickness (5–15 nm) and high-k gate dielectrics. Owing to low SS, minimal leakage, and high ON current, DG-TFETs offer strong potential for low-power and biosensing applications. The optimized device achieves a 31.4 mV/dec subthreshold slope, 0.46 V threshold voltage,  $I_{\text{off}}$  of  $2.68 \times 10^{-16}$  A, and  $I_{\text{on}}$  of  $5.91 \times 10^{-5}$  A, with dielectric-dependent performance improvements.



## Introduction

As MOSFETs scale toward nanoscale limits, TFETs have emerged as promising alternatives due to their band-to-band tunneling-based operation, enabling SS < 60 mV/dec, very low leakage, and high ION/IOFF. Conventional TFETs, however, often suffer from low ON current. The DG-TFET designed in this work, incorporating a high-k dielectric and optimized silicon body thickness, achieves  $I_{\text{on}} = 59.1 \mu\text{A}$ ,  $I_{\text{off}} = 2.68 \times 10^{-16}$  A,  $I_{\text{on}} / I_{\text{off}} = 2.2 \times 10^{11}$ , SS = 31.75 mV/dec, and  $V_{\text{th}} = 0.469$  V, meeting ITRS 2015 low-power targets and making it suitable for biosensing. The study also analyzes interface trap charges, showing their significant influence on SS, ON current, and transconductance in DG-TFETs and DG-MOSFETs.

## Methodology & Implementation



### DG TFET





$I_d$ - $V_{\text{gs}}$  characteristics for various silicon body thicknesses


Device parameters used for design

Parameter	Value
Channel length ( $L_g$ )	50 nm
$T_{\text{Si}}$	10 nm
$T_{\text{ox}}$	3 nm
Source length ( $L_s$ )	30 nm
Drain length ( $L_d$ )	30 nm
Source doping P+	$1 \times 10^{20} \text{ cm}^{-3}$
Drain doping N+	$5 \times 10^{18} \text{ cm}^{-3}$
Channel Doping	$1 \times 10^{17} \text{ cm}^{-3}$
HfO <sub>2</sub>	21
SiO <sub>2</sub>	3.9
Si <sub>3</sub> N <sub>4</sub>	7.5

### DG MOSFET



$I_d$ - $V_{\text{gs}}$  characteristics for various silicon body thicknesses



$I_d$ - $V_{\text{gs}}$  characteristics for various temperatures

Performance comparison of DGTFTET and DGMOSFET

Device	SS (mV/dec)	$V_t$ (V)	$I_{\text{OFF}}$ (A)	$I_{\text{ON}}$ (A/ $\mu\text{m}$ )	$I_{\text{ON}}/I_{\text{OFF}}$
DGMOSFET	61.1	0.36	$1.97 \times 10^{-8}$	$1.10 \times 10^{-2}$	$5.5 \times 10^5$
DGTFTET	31.4	0.46	$2.68 \times 10^{-16}$	$5.91 \times 10^{-5}$	$2.2 \times 10^{11}$

## Conclusion

This study demonstrates that the Double-Gate TFET (DGTFTET) surpasses traditional DG-MOSFETs for low-power and high-sensitivity applications, particularly biosensing. The optimized DGTFTET achieves a low subthreshold swing of 31.4 mV/dec and a high ION/IOFF ratio of  $2.2 \times 10^{11}$  by tuning silicon thickness, gate dielectric, and doping. High-k dielectrics such as HfO<sub>2</sub> further enhance gate control, reduce leakage, and improve biomolecule-sensing capability. Silvaco Atlas simulations confirm stable performance under varying physical parameters and temperatures. The DGTFTET emerges as an efficient, scalable, and thermally robust alternative to MOSFETs, offering superior switching behavior and sensitivity for next-generation nanoelectronic and biosensing technologies.

## Future Works

Future work will focus on integrating advanced channel materials and experimentally validating biomolecule-specific sensing to further enhance DGTFTET performance.

## Acknowledgements

The FIST Project (SR/FST/ET-1/2021/862)  
School of Electronics Engineering,  
Kalinga Institute of Industrial Technology.