Events2024 International Conference on Science and Engineering of Electronics (ICSEE'2024)
Published
This submission belongs to the session S12. Microelectronics (Miniaturized Electronic Devices and Systems, Silicon Chips, and Integrated Circuits) of the event 2024 International Conference on Science and Engineering of Electronics (ICSEE'2024)
Published date
23 Nov, 2024
Academic Editor
author-avatarYing Tan
Citation
Bo Yi, Fabrication and TCAD Optimization for a SiC Trench MOSFET with Intergrated TJBS, in Proceedings of 2024 International Conference on Science and Engineering of Electronics (ICSEE'2024), Wuhan, 22 November–26 November 2024, MDPI: Basel, Switzerland
Share
Email
Facebook
Twitter
LinkedIn

Fabrication and TCAD Optimization for a SiC Trench MOSFET with Intergrated TJBS

image
1. School of Integrated Circuit Science and Engineering, University of Electronic Science and Technology of China, Chengdu 611731, China., China
Abstract

We fabricated a prototype for SiC trench MOSFET with intergrated trench Junction Barrier Schottky Diode (TJBS) to realize low reverse on-state voltage drop (VR_on) and low switching power loss under different temperatures. A TJBS is integrated at the sidewall of a trench nearby the gate trench to inactivate the PN body diode, which not only reduces VR_on, but also eliminates the conductance modulation effect during the free-wheeling state. Thus, the reverse recovery charge will not increase with the increase of temperature, which ensures that the reverse recovery loss for the free-wheeling diode and turning-on loss (Eon) for the nearby MOSFET almost remain unchanged under high temperature operation. The fabricated SiC trench MOSFET with cell pitch of 8 um shows a Ron,sp of 5.95 mΩ·cm2 and VR_on of 2.6 V at 300 A/cm2. Further TCAD optimization based on the measured data shows that a low Ron,sp of 2.52 mΩ·cm2 and VR_on of 2.04 V can be obtained when shrinking the cell pitch to 5 um. Compared with a simulated CoolSiCTM MOSFET, the proposed SiC trench MOSFET shows that Eon and turning-off loss (Eoff) at 25 °C are reduced by 32.8% and 80.7%, respectively. The total power loss is reduced by 54.5% to 61.8% when temperature increases from 25 °C to 175 °C.

Keywords
SiC trench MOSFET
integrated trench JBS
low reverse on-state voltage drop
low switching loss
Development of a Novel Method for Stress Detection and Classification Using EEG and Neural Networks
Key technologies for large-size silicon-based III-nitride epitaxy